


## LM317 3 引脚可调节稳压器

### 1 特性

- 输出电压范围：
  - 可调节：1.25V 至 37V
- 输出电流：1.5A
- 线性调整率：0.01%/V (典型值)
- 负载调整率：0.1% (典型值)
- 内部短路电流限制
- 热过载保护
- 输出安全区域补偿 (新芯片)
- PSRR：对于  $C_{ADJ} = 10 \mu F$  (新芯片)，在 120Hz 时为 80dB
- 封装：
  - 4 引脚 SOT-223 (DCY)
  - 3 引脚 TO-263 (KTT)
  - 3 引脚 TO-220 (KCS、KCT)，旧芯片

### 2 应用

- 多功能打印机
- 交流驱动器功率级模块
- 电表
- 伺服驱动器控制模块
- 商用网络和服务器 PSU



\*如果器件距离滤波电容器超过 6 英寸，则需要。

†可选，可改善瞬态响应。

††请参见公式 1。

$$V_{OUT} = 1.25V \times \left(1 + \frac{R_2}{R_1}\right) + I_{ADJ} \times (R_2) \quad (1)$$

### 典型应用

### 3 说明

LM317 是一款可调节三引脚正电压稳压器，能够在 1.25V 至 37V 输出电压范围内提供超过 1.5A 的电流。该器件仅需要两个外部电阻器即可设置输出电压。该器件具有 0.01% 的典型线性调整率和 0.1% 的典型负载调整率。LM317 包含电流限制、热过载保护和安全工作区保护等功能。即使调节引脚断开连接，过载保护功能仍然能起作用。

通常不需要使用电容器，除非器件的位置距离输入滤波电容器超过 6 英寸。在这种情况下，需要一个输入旁路。添加可选输出电容器来改善瞬态响应。绕过调节引脚以实现极高的纹波抑制比，这很难通过标准 3 引脚稳压器实现。


#### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
LM317	DCY ( SOT-223, 4 )	6.5mm × 7mm
	KTT ( TO-263, 3 )	10.16mm × 15.24mm
	KCS、KCT ( TO-220, 3 ) <sup>(3)</sup>	10.16mm × 4.55mm

(1) 如需更多信息，请参阅 [机械、封装和可订购信息](#)。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。

(3) 旧芯片。



电池充电器电路



该稳压器是悬空，仅检测输入到输出差分电压。因此，只要不超过最大输入到输出差分电压，就会调节几百伏特的电源电压。这是为了避免输出短路。

通过在调节引脚和输出端之间连接固定电阻器，LM317 还可用作精密电流调节器。可通过将调节端钳位至接地，并将输出编程为 1.25V（此时大多数负载消耗很少电流），使电源具有电子关断功能。

## Table of Contents

<p> <b>1 特性</b>..... 1  <b>2 应用</b>..... 1  <b>3 说明</b>..... 1  <b>4 Device Comparison Table</b>..... 4  <b>5 Pin Configuration and Functions</b>..... 5  <b>6 Specifications</b>..... 6            6.1 Absolute Maximum Ratings..... 6            6.2 ESD Ratings..... 6            6.3 Recommended Operating Conditions..... 6            6.4 Thermal Information (Legacy Chip)..... 7            6.5 Thermal Information (New Chip)..... 7            6.6 Electrical Characteristics..... 8            6.7 Typical Characteristics..... 9  <b>7 Detailed Description</b>..... 13            7.1 Overview..... 13            7.2 Functional Block Diagram..... 13            7.3 Feature Description..... 13       </p>	<p>           7.4 Device Functional Modes..... 14  <b>8 Application and Implementation</b>..... 15            8.1 Application Information..... 15            8.2 Typical Application..... 15            8.3 System Examples..... 17            8.4 Power Supply Recommendations..... 23            8.5 Layout..... 23  <b>9 Device and Documentation Support</b>..... 28            9.1 Device Support..... 28            9.2 接收文档更新通知..... 28            9.3 支持资源..... 28            9.4 Trademarks..... 28            9.5 静电放电警告..... 28            9.6 术语表..... 28  <b>10 Revision History</b>..... 29  <b>11 Mechanical, Packaging, and Orderable Information</b>..... 29       </p>
---	--

## 4 Device Comparison Table

I <sub>OUT</sub>	PARAMETER	LM317 (Legacy Chip)	LM317 (New Chip)	LM317-N	LM317A	LM317HV	UNIT
1.5A	Input voltage range	4.25 to 40	4.25 to 40	4.25 to 40	4.25 to 40	4.25 - 60	V
	Load regulation accuracy	1.5	1.5	1.5	1	1.5	%
	PSRR (120Hz)	64	80	80	80	65	dB
	Recommended operating temperature	0 to 125	0 to 125	0 to 125	- 40 to 125	0 to 125	°C
	TO-220 (NDE) T <sub>JA</sub>	23.5		23.2	23.3	23	°C/W
	TO-200 (KCT) T <sub>JA</sub>	37.9		N/A	N/A		°C/W
	TO-252 T <sub>JA</sub>	N/A		54	54		°C/W
	TO-263 T <sub>JA</sub>	38	41	41	N/A		°C/W
	SOT-223 T <sub>JA</sub>	66.8	59.6	59.6	59.6		°C/W
	TO-92 T <sub>JA</sub>	N/A		186	186		°C/W
0.5A		<a href="#">LM317M</a>					
	Input voltage range	3.75 to 40					V
	Load regulation accuracy	1.5					%
	PSRR (120Hz)	80					dB
	Recommended operating temperature	-40 to 125					°C
	SOT-223 T <sub>JA</sub>	60.2					°C/W
	TO-252 T <sub>JA</sub>	56.9					°C/W
0.1A		<a href="#">LM317L</a>		<a href="#">LM317L-N</a>			
	Input voltage range	3.75 to 40		4.25 to 40			V
	Load regulation accuracy	1		1.5			%
	PSRR (120Hz)	62		80			dB
	Recommended operating temperature	- 40 to 125		- 40 to 125			°C
	SOT-23 T <sub>JA</sub>	167.8		N/A			°C/W
	SO-8 T <sub>JA</sub>	N/A		165			°C/W
	DSBGA T <sub>JA</sub>	N/A		290			°C/W
TO-92 T <sub>JA</sub>	N/A		180			°C/W	

## 5 Pin Configuration and Functions




图 5-1. DCY Package, 4-Pin SOT-223 (Top View)




图 5-2. KCS or KCT Package, 3-Pin TO-220 (Top View), Legacy Chip




图 5-3. KTT Package, 3-Pin TO-263 (Top View)

### Pin Functions, Metal Can Packages

NAME	PIN			I/O	DESCRIPTION
	TO-220 (Legacy Chip)	TO-263	SOT-223		
ADJUST	1	1	1	—	Output voltage adjustment pin. Connect to a resistor divider to set $V_{OUT}$ .
INPUT	3	3	3	I	Input voltage pin for the regulator.
OUTPUT	2, TAB	2, TAB	2, TAB	O	Output voltage pin for the regulator.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

	MIN	MAX	UNIT
Power dissipation	Internally limited		
Input-output voltage differential	-0.3	40	V
Storage temperature, $T_{stg}$	-65	150	°C
Operating virtual junction temperature, $T_J$ (legacy chip)	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

### 6.2 ESD Ratings

			VALUE		UNIT
			Legacy Chip	New Chip	
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	±3000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	NA	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_O$	Output voltage	1.25	37	V
$V_I - V_O$	Input-to-output differential voltage	3	40	V
$I_O$	Output current	0.01	1.5	A
$T_J$	Operating virtual junction temperature	0	125	°C

## 6.4 Thermal Information (Legacy Chip)

THERMAL METRIC <sup>(1)</sup>		LM317				UNIT
		DCY (SOT-223)	KCS (TO-220)	KCT (TO-220)	KTT (TO-263)	
		4 PINS	3 PINS	3 PINS	3 PINS	
$R_{\theta(JA)}$	Junction-to-ambient thermal resistance	66.8	23.5	37.9	38.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	43.2	15.9	51.1	36.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.9	7.9	23.2	18.9	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	3.6	3.0	13.0	6.9	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	16.8	7.8	22.8	17.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	NA	0.1	4.2	1.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics application note](#).

## 6.5 Thermal Information (New Chip)

THERMAL METRIC <sup>(1) (2)</sup>		LM317		UNIT
		DCY (SOT-223)	KTT (TO-263)	
		4 PINS	3 PINS	
$R_{\theta(JA)}$	Junction-to-ambient thermal resistance	59.6	41.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	39.3	43.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.4	23.6	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	1.8	10.4	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	8.3	22.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	0.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics application note](#).
- (2) When surface-mount packages are used (SOT-223), the junction to ambient thermal resistance is reduced by increasing the PCB copper area that is thermally connected to the package. See the [Heat Sink Requirements](#) section for heat sink techniques.

## 6.6 Electrical Characteristics

some specifications apply over the full operating temperature range as noted; unless otherwise specified,  $T_J = 25^\circ\text{C}$ ,  $V_{IN} - V_{OUT} = 5\text{V}$ , and  $I_{OUT} = 10\text{mA}$ <sup>(1)</sup>

PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN	TYP	MAX	UNIT	
Reference voltage	$T_J = 25^\circ\text{C}$			1.25		V	
	$3\text{V} \leq (V_{IN} - V_{OUT}) \leq 40\text{V}$ , $10\text{mA} \leq I_{OUT} \leq 1500\text{mA}$ , $P_D \leq 20\text{W}$		1.2	1.25	1.3		
Line regulation <sup>(2)</sup>	$3\text{V} \leq (V_{IN} - V_{OUT}) \leq 40\text{V}$ <sup>(4)</sup>		$T_J = 25^\circ\text{C}$		0.01	0.04	%V
			(over full operating temperature range)		0.02	0.07	
Load regulation	Legacy chip	$I_O = 10\text{mA}$ to $1500\text{mA}$ , $C_{ADJ} = 10 \mu\text{F}$ <sup>(3)</sup> , $T_J = 25^\circ\text{C}$	$V_O \leq 5\text{V}$			25	mV
			$V_O \geq 5\text{V}$		0.1	0.5	% $V_O$
	New chip	$10\text{mA} \leq I_{OUT} \leq I_{MAX}$ <sup>(5)</sup>	$T_J = 25^\circ\text{C}$		0.1	0.5	% $V_O$
			(over full operating temperature range)		0.3	1.5	
	Thermal regulation	20ms pulse			0.04	0.07	%/W
	Adjustment pin current	Over full operating temperature range			50	100	$\mu\text{A}$
Adjustment pin current change	$10\text{mA} \leq I_{OUT} \leq I_{MAX}$ <sup>(4)</sup> $3\text{V} \leq (V_{IN} - V_{OUT}) \leq 40\text{V}$		Over full operating temperature range		0.2	5	$\mu\text{A}$
Temperature stability	Legacy chip	$T_{MIN} \leq T_J \leq T_{MAX}$	Over full operating temperature range		0.7	% $V_O$	
	New chip				1%		
Minimum load current	$(V_{IN} - V_{OUT}) = 40\text{V}$		Over full operating temperature range		3.5	10	mA
Current limit	$(V_{IN} - V_{OUT}) \leq 15\text{V}$		$P_D < P_{MAX}$ <sup>(3)</sup>		1.5	2.2	A
	$(V_{IN} - V_{OUT}) = 40\text{V}$		$P_D < P_{MAX}$ <sup>(3)</sup> , $T_J = 25^\circ\text{C}$		0.15	0.4	
RMS output noise, % of $V_{OUT}$	$10\text{Hz} \leq f \leq 10\text{kHz}$			0.003		%	
Ripple rejection ratio	Legacy chip	$V_{OUT} = 10\text{V}$ , $f = 120\text{Hz}$ , $C_{ADJ} = 0 \mu\text{F}$ <sup>(4)</sup>			57	dB	
			$V_{OUT} = 10\text{V}$ , $f = 120\text{Hz}$ , $C_{ADJ} = 10 \mu\text{F}$ <sup>(4)</sup>		62		64
	New chip	$V_{OUT} = 10\text{V}$ , $f = 120\text{Hz}$ , $C_{ADJ} = 0 \mu\text{F}$ (over full operating temperature range)			65		
			$V_{OUT} = 10\text{V}$ , $f = 120\text{Hz}$ , $C_{ADJ} = 10 \mu\text{F}$ (over full operating temperature range)		66		80
Long-term stability	$T_J = 25^\circ\text{C}$			0.3	1	%/1k hr	

- (1) For the legacy chip (unless otherwise noted), the following test conditions apply:  $|V_I - V_O| = 5\text{V}$ ,  $I_{O\text{MAX}} = 1.5\text{A}$ , and  $T_J = 0^\circ\text{C}$  to  $125^\circ\text{C}$ . Pulse testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible.
- (2) For the legacy chip, line regulation is expressed as the percentage change in output voltage per 1V change at the input.
- (3) For the legacy chip, maximum power dissipation is a function of  $T_{J(\text{max})}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_{J(\text{max})} - T_A) / R_{\theta JA}$ . Operating at the absolute maximum  $T_J$  of  $150^\circ\text{C}$  potentially affects reliability.
- (4) For the legacy chip,  $C_{ADJ}$  is connected between the ADJUST pin and GND.
- (5) For the new chip, regulation is measured at a constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage resulting from heating effects are covered under the specifications for thermal regulation.



### 6.7 Typical Characteristics




图 6-1. Load Regulation (Legacy Chip)




图 6-2. Load Regulation (Legacy Chip)




图 6-3. Load Regulation (New Chip)




图 6-4. Load Transient Response (Legacy Chip)




图 6-5. Load Transient Response (Legacy Chip)




图 6-6. Load Transient Response (New Chip)

### 6.7 Typical Characteristics (continued)




图 6-7. Line Regulation (Legacy Chip)




图 6-8. Output Voltage vs Input Voltage,  $V_{OUT} = V_{REF}$  (New Chip)




图 6-9. Output Voltage vs Input Voltage,  $V_{OUT} = 5\text{V}$  (New Chip)




图 6-10. Ripple Rejection vs Output Current (Legacy Chip)




图 6-11. Ripple Rejection vs Output Voltage (Legacy Chip)




图 6-12. Ripple Rejection vs Frequency (Legacy Chip)

### 6.7 Typical Characteristics (continued)




图 6-13. Ripple Rejection vs Output Voltage (New Chip)




图 6-14. Ripple Rejection vs Frequency (New Chip)




图 6-15. Ripple Rejection vs Output Current (New Chip)




图 6-16. Current Limit Threshold (New Chip)




图 6-17. Adjustment Current vs Temperature (New Chip)




图 6-18. Dropout Voltage vs Temperature (New Chip)

### 6.7 Typical Characteristics (continued)




图 6-19. Temperature Stability (New Chip)




图 6-20. Minimum Operating Current (New Chip)




图 6-21. Output Impedance vs Frequency (New Chip)




图 6-22. Line Transient Response (New Chip)


## 7 Detailed Description

### 7.1 Overview

The LM317 is an adjustable three-pin, positive-voltage regulator capable of supplying up to 1.5A over an output voltage range of 1.25V to 37V. The device requires only two external resistors to set the output voltage. The device features a typical line regulation of 0.01% and typical load regulation of 0.1%. The LM317 includes current limiting, thermal overload protection, and safe operating area protection. Overload protection remains functional even if the ADJUST pin is disconnected.

The LM317 is designed to minimize the  $I_{ADJUST}$  current and make this current constant with line and load changes. A 100  $\mu$ A current from the ADJUST pin represents an error term.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 NPN Darlington Output Drive

The NPN Darlington output topology provides naturally low output impedance and an output capacitor is optional. A 3V headroom is recommended ( $V_I - V_O$ ) to support maximum current and lowest temperature.

#### 7.3.2 Overload Block

Overcurrent and overtemperature shutdown protects the device against overload or damage from operating in excessive heat.

#### 7.3.3 Programmable Feedback

An op amp with a 1.25V offset input at the ADJUST pin provides easy output voltage or current programming (but not both). For current regulation applications, use a single resistor whose resistance value is  $1.25V / I_O$  and a power rating greater than  $(1.25V)^2 / R$ . For voltage regulation applications, two resistors set the output voltage.

## 7.4 Device Functional Modes

### 7.4.1 Normal Operation

The device OUTPUT pin sources current necessary to make the OUTPUT pin 1.25V greater than ADJUST pin to provide output regulation.

### 7.4.2 Operation With Low Input Voltage

The device requires up to 3V headroom ( $V_I - V_O$ ) to operate in regulation. The device potentially drops out and OUTPUT voltage becomes the INPUT voltage minus the dropout voltage with less headroom.

### 7.4.3 Operation at Light Loads

The device passes the bias current to the OUTPUT pin. Make sure the load or feedback consumes this minimum current for regulation or the output is potentially too high. See the [Electrical Characteristics](#) table for the minimum load current needed to maintain regulation.

### 7.4.4 Operation In Self Protection

When an overload occurs, the device shuts down the Darlington NPN output stage or reduces the output current to prevent device damage. The device automatically resets from the overload. The output is either reduced or alternates between on and off until the overload is removed.

## 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 8.1 Application Information

The flexibility of the LM317 allows the device to be configured to take on many different functions in DC power applications.

### 8.2 Typical Application




图 8-1. Adjustable Voltage Regulator

#### 8.2.1 Design Requirements

- R1 and R2 are required to set the output voltage.
- Use C<sub>ADJ</sub> to improve ripple rejection. C<sub>ADJ</sub> prevents amplification of the ripple when the output voltage is adjusted higher. The impact of C<sub>ADJ</sub> on the ripple rejection performance is captured in the [Electrical Characteristics](#) table.
- C<sub>i</sub> is recommended, particularly if the regulator is not in close proximity to the power-supply filter capacitors. A 0.1 μF or 1 μF ceramic or tantalum capacitor provides sufficient bypassing for most applications, especially when adjustment and output capacitors are used.
- C<sub>O</sub> improves transient response, but is not needed for stability.
- Protection diode D2 is recommended if C<sub>ADJ</sub> is used. The diode provides a low-impedance discharge path to prevent the capacitor from discharging into the output of the regulator.
- Protection diode D1 is recommended if C<sub>O</sub> is used. The diode provides a low-impedance discharge path to prevent the capacitor from discharging into the output of the regulator.

### 8.2.2 Detailed Design Procedure

$V_O$  is calculated as shown in 方程式 2.  $I_{ADJ}$  is typically  $50\mu A$  and negligible in most applications.

$$V_O = V_{REF} (1 + R_2 / R_1) + (I_{ADJ} \times R_2) \tag{2}$$

### 8.2.3 Application Curves




图 8-2. Line-Transient Response (Legacy Chip)




图 8-3. Line-Transient Response (Legacy Chip)




图 8-4. Line-Transient Response (New Chip)




图 8-5. Load Transient Response (New Chip)



### 8.3 System Examples

#### 8.3.1 0V to 30V Regulator Circuit

Here, the voltage is determined by:

$$V_{OUT} = V_{REF} \left( 1 + \frac{R_2 + R_3}{R_1} \right) - 10V \quad (3)$$

By varying the voltage at the terminal of R3 (-10V in 图 8-6),  $V_{OUT}$  is varied from 0V to 30V. In the absence of -10V, the  $V_{OUT}$  is only regulated to the lowest value of  $V_{REF}$  by making  $R_2 = 0 \Omega$ .




图 8-6. 0V to 30V Regulator Circuit

### 8.3.2 Adjustable Regulator Circuit With Improved Ripple Rejection

As shown in 图 8-7, C2 helps stabilize the voltage at the ADJUST pin, which helps reject noise. Diode D1 exists to discharge C2 in case the output is shorted to ground.




图 8-7. Adjustable Regulator Circuit with Improved Ripple Rejection

### 8.3.3 Precision Current-Limiter Circuit

This application limits the output current to  $I_{LIMIT}$  in 图 8-8.




图 8-8. Precision Current-Limiter Circuit

### 8.3.4 Tracking Preregulator Circuit

This application keeps a constant voltage across the second LM317 in the circuit of 图 8-9.




图 8-9. Tracking Preregulator Circuit

### 8.3.5 1.25V to 20V Regulator Circuit With Minimum Program Current

Because the value of  $V_{REF}$  is constant, the value of  $R_1$  determines the amount of current that flows through  $R_1$  and  $R_2$ . The size of  $R_2$  determines the IR drop from ADJUSTMENT to GND. Higher values of  $R_2$  translate to higher  $V_{OUT}$ . 方程式 4, 方程式 5, and 图 8-10 illustrate this relationship.

$$V_{OUT} = V_{REF} \left( 1 + \frac{R_2}{R_1} \right) \quad (4)$$

$$(R_1 + R_2)_{min} = Vol_{reg(min)} \quad (5)$$




图 8-10. 1.25V to 20V Regulator Circuit With Minimum Program Current

### 8.3.6 Battery-Charger Circuit

The series resistor limits the current output of the LM317, minimizing damage to the battery cell.

$$V_{OUT} = 1.25 \text{ V} \times \left( 1 + \frac{R_2}{R_1} \right) \quad (6)$$

$$I_{OUT(short)} = \frac{1.25\text{V}}{R_S} \quad (7)$$

$$\text{Output Impedance} = R_S \times \left( 1 + \frac{R_2}{R_1} \right) \quad (8)$$




图 8-11. Battery-Charger Circuit

### 8.3.7 50mA, Constant-Current, Battery-Charger Circuit

Use the current-limit operation mode to trickle charge a battery at a fixed current.  $I_{CHG} = 1.25V \div 24 \Omega$ . Make sure  $V_I$  is greater than  $V_{BAT} + 4.25V$ . ( $1.25V [V_{REF}] + 3V [headroom]$ ). 图 8-12 shows a diagram of a battery-charger circuit.




图 8-12. 50mA, Constant-Current, Battery-Charger Circuit

### 8.3.8 Slow Turn-On 15V Regulator Circuit

The capacitor C1, in combination with the PNP transistor, helps the circuit (图 8-13) to slowly start supplying voltage. In the beginning, the capacitor is not charged. Therefore, the output voltage starts at  $V_{C1} + V_{BE} + 1.25V = 0V + 0.65V + 1.25V = 1.9V$ . When the capacitor voltage rises,  $V_{OUT}$  rises at the same rate. When the output voltage reaches the value determined by R1 and R2, the PNP is turned off.




图 8-13. Slow Turn-On 15V Regulator Circuit

### 8.3.9 AC Voltage-Regulator Circuit

图 8-14 shows a circuit employing two LM317 devices. These two LM317 devices regulate both the positive and negative swings of a sinusoidal AC input.




图 8-14. AC Voltage-Regulator Circuit

### 8.3.10 Current-Limited 6V Charger Circuit

When charge current increases, the voltage at the bottom resistor increases until the NPN starts sinking current from the ADJUST pin. The voltage at the ADJUST pin drops, and consequently the output voltage decreases until the NPN stops conducting. 图 8-15 shows the current-limited circuit.




图 8-15. Current-Limited 6V Charger Circuit

### 8.3.11 Adjustable 4A Regulator Circuit

This application keeps the output current at 4A while having the ability to adjust the output voltage using the adjustable (1.5k Ω in 图 8-16) resistor.




图 8-16. Adjustable 4A Regulator Circuit

### 8.3.12 High-Current Adjustable Regulator Circuit

The PNP (2N2905) and NPN (2N6486) at the top of 图 8-17 allow higher currents at  $V_{OUT}$  than the LM317 provides. Meanwhile, the output voltage remains at levels determined by the ADJUST pin resistor divider of the LM317.




图 8-17. High-Current Adjustable Regulator Circuit

## 8.4 Power Supply Recommendations

The LM317 is designed to operate from an input voltage supply range between 1.25V to 37V greater than the output voltage. If the device is more than six inches from the input filter capacitors, use an input bypass capacitor of any type for stability. Make sure this capacitor is 0.1  $\mu$ F or greater.

## 8.5 Layout

### 8.5.1 Layout Guidelines

- Bypass the input pin to ground with a bypass capacitor.
- The optimum placement is closest to the input pin of the device and the system GND. Take care to minimize the loop area formed by the bypass-capacitor connection, the input pin, and the system GND.
- For operation at full rated load, use wide trace lengths to eliminate  $I \times R$  drop and heat dissipation.

#### 8.5.1.1 Thermal Considerations

##### 8.5.1.1.1 Heat Sink Requirements

The LM317 (new chip) regulators have internal thermal shutdown to protect the device from overheating. Under all operating conditions, make sure the device junction temperature does not exceed the rated maximum junction temperature ( $T_J$ ) of 125°C for the LM317 (new chip). A heat sink is required depending on the maximum device power dissipation and the maximum ambient temperature of the application. To determine if a heat sink is needed, 方程式 9 calculates the power dissipated by the regulator,  $P_D$ .

$$P_D = ((V_{IN} - V_{OUT}) \times I_L) + (V_{IN} \times I_G) \quad (9)$$

图 8-18 shows the voltage and currents that are present in the circuit.

方程式 10 calculates the next parameter, which is the maximum allowable temperature rise,  $T_{R(MAX)}$ .

$$T_{R(MAX)} = T_{J(MAX)} - T_{A(MAX)} \quad (10)$$

where:

- $T_{J(MAX)}$  is the maximum allowable junction temperature (125°C for the LM317, new chip)
- $T_{A(MAX)}$  is the maximum ambient temperature encountered in the application

Using the calculated values for  $T_{R(MAX)}$  and  $P_D$ , 方程式 11 calculates the maximum allowable value for the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ).

$$R_{\theta JA} = (T_{R(MAX)} / P_D) \quad (11)$$




图 8-18. Power Dissipation Diagram

If the calculated maximum allowable thermal resistance is higher than the actual package rating, then no additional work is needed. If the calculated maximum allowable thermal resistance is lower than the actual package rating, correct this issue. Either reduce  $P_D$  or  $T_{A(MAX)}$ , or lower  $R_{\theta JA}$  by adding a heat sink, or some

combination thereof.  $P_D$  is the device power dissipation,  $T_{A(MAX)}$  is the maximum ambient temperature, and  $R_{\theta JA}$  is the device thermal resistance.

方程式 12 calculates the value if a heat sink is needed.

$$\theta_{HA} \leq (R_{\theta JA} - (\theta_{CH} + R_{\theta JC})) \quad (12)$$

where:

- $\theta_{CH}$  is the thermal resistance of the contact area between the device case and the heat sink surface
- $R_{\theta JC}$  is thermal resistance from the junction of the die to the surface of the package case

When a value for  $\theta_{HA}$  is calculated, select a heat sink with a value that is less than, or equal to, this number.


The  $\theta_{HA}$  rating is specified numerically by the heat sink manufacturer in the catalog, or given in a curve plotting temperature rise versus power dissipation for the heat sink.

#### 8.5.1.1.2 Heat Sinking Surface-Mount Packages

The TO-263 (KTT), SOT-223 (DCY), and TO-220 (KCS, KCT) packages use a copper plane on the PCB and the PCB as a heat sink. To optimize the heat sinking ability of the plane and PCB, solder the tab of the package to the plane.

##### 8.5.1.1.2.1 Heatsinking the SOT-223 (DCY) Package

图 8-19 and 图 8-20 show information for the SOT-223 package. 图 8-20 assumes a  $R_{\theta JA}$  of 74°C/W for 1oz. copper and 59.6°C/W for 2oz. copper (further details are in 节 6.5) and a maximum junction temperature of 125°C. See the [AN-1028 Maximum Power Enhancement Techniques for Power Packages application note](#) for thermal enhancement techniques to be used with the SOT-223 and TO-252 packages.





### 8.5.1.1.2.2 Heat Sinking the TO-263 (KTT) Package

图 8-21 shows the TO-263 measured values of  $R_{\theta JA}$  for different copper area sizes using a typical PCB with 1oz. copper. This figure also shows no solder mask over the copper area used for heat sinking.

As shown in 图 8-21, increasing the copper area beyond 1 square inch produces very little improvement. The minimum value of  $R_{\theta JA}$  for the TO-263 package mounted to a PCB is 32°C/W.




图 8-21.  $R_{\theta JA}$  vs Copper (1-oz.) Area for the TO-263 Package

As a design aid, 图 8-22 shows the maximum allowable power dissipation compared to ambient temperature for the TO-263 device. This figure assumes  $R_{\theta JA}$  is 35°C/W and the maximum junction temperature is 125°C.




图 8-22. Maximum Power Dissipation vs  $T_{AMB}$  for the TO-263 Package

### 8.5.2 Layout Examples




图 8-23. Layout Example (Legacy Chip)




图 8-24. SOT-223 Layout Example (New Chip)




图 8-25. TO-220 Layout Example (New Chip)

## 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 Device Nomenclature

##### Device Nomenclature

PRODUCT <sup>(1)</sup>	V <sub>OUT</sub>
LM317yyyz	<p><b>yyy</b> is the package designator.  <b>z</b> is the package quantity designator.            Devices ship with either the legacy chip (CSO: SHE) or the new chip (CSO: FFAB). The reel packaging label provides CSO information to distinguish which chip is used. Device performance for new and legacy chips is denoted throughout the data sheet.</p>

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at [www.ti.com](http://www.ti.com).

### 9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 9.3 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 9.6 术语表

#### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision Y (April 2020) to Revision Z (April 2025)</b>	<b>Page</b>
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 向文档添加了新的硅器件.....	1
• 向典型特性部分添加了新器件图表.....	1
• 更改了特性、应用和说明部分.....	1
• Added <i>LM317 (New Chip)</i> column to <i>Device Comparison Table</i> .....	4
• Changed DCY pinout drawing and INPUT and OUTPUT description in <i>Pin Functions</i> table.....	5
• Added <i>Power dissipation</i> row to <i>Absolute Maximum Ratings</i> table.....	6
• Added new chip information to <i>ESD Ratings</i> table.....	6
• Added <i>Thermal Information (New Chip)</i> table.....	7
• Changed <i>Electrical Characteristics</i> table.....	8
• Changed ADJUST pin current discussion in second paragraph of <i>Overview</i> section.....	13
• Added effect of $C_{ADJ}$ on ripple rejection discussion to second bullet of <i>Design Requirements</i> .....	15
• Added new silicon curves to <i>Application Curves</i> .....	16
• Deleted $-10V$ from Equation 2.....	19
• Changed <i>The NPNs</i> to <i>The PNP (2N2905) and NPN (2N6486)</i> in <i>High-Current Adjustable Regulator Circuit</i> section.....	22
• Added <i>Thermal Considerations</i> section and subsections.....	23

<b>Changes from Revision X (September 2016) to Revision Y (April 2020)</b>	<b>Page</b>
• Added <i>Device Comparison Table</i> .....	4
• Changed $V_{IN}$ to $I_{OUT}$ in <i>Load Transient Response</i> figures.....	9
• Added missing caption to second y-axis in second <i>Load Transient Response</i> figure.....	9
• Changed $V_{OUT}$ and output impedance equations in <i>Battery-Charger Circuit</i> section.....	19

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">LM317DCY</a>	Active	Production	SOT-223 (DCY)   4	80   TUBE	Yes	SN	Level-2-260C-1 YEAR	0 to 125	L3
LM317DCY.A	Active	Production	SOT-223 (DCY)   4	80   TUBE	Yes	SN	Level-2-260C-1 YEAR	0 to 125	L3
LM317DCY.B	Active	Production	SOT-223 (DCY)   4	80   TUBE	Yes	SN	Level-2-260C-1 YEAR	0 to 125	L3
LM317DCYG3	Active	Production	SOT-223 (DCY)   4	80   TUBE	Yes	SN	Level-2-260C-1 YEAR	0 to 125	L3
<a href="#">LM317DCYR</a>	Active	Production	SOT-223 (DCY)   4	2500   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	0 to 125	L3
LM317DCYR.A	Active	Production	SOT-223 (DCY)   4	2500   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	0 to 125	L3
LM317DCYR.B	Active	Production	SOT-223 (DCY)   4	2500   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	0 to 125	L3
LM317DCYRG3	Active	Production	SOT-223 (DCY)   4	2500   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	0 to 125	L3
<a href="#">LM317KCS</a>	Active	Production	TO-220 (KCS)   3	50   TUBE	Yes	SN	N/A for Pkg Type	0 to 125	LM317
LM317KCS.A	Active	Production	TO-220 (KCS)   3	50   TUBE	Yes	SN	N/A for Pkg Type	0 to 125	LM317
LM317KCS.E3	Active	Production	TO-220 (KCS)   3	50   TUBE	Yes	SN	N/A for Pkg Type	0 to 125	LM317
<a href="#">LM317KTTR</a>	Active	Production	DDPAK/ TO-263 (KTT)   3	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	0 to 125	LM317
LM317KTTR.A	Active	Production	DDPAK/ TO-263 (KTT)   3	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	0 to 125	LM317
LM317KTTR.B	Active	Production	DDPAK/ TO-263 (KTT)   3	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	0 to 125	LM317
LM317KTTRG3	Active	Production	DDPAK/ TO-263 (KTT)   3	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	0 to 125	LM317

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM317DCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
LM317DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
LM317KTTR	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM317DCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
LM317DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
LM317KTTR	DDPAK/TO-263	KTT	3	500	340.0	340.0	38.0


**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM317DCY	DCY	SOT-223	4	80	542.9	8.6	3606	2.67
LM317DCY	DCY	SOT-223	4	80	559	8.6	500	3.6
LM317DCY.A	DCY	SOT-223	4	80	542.9	8.6	3606	2.67
LM317DCY.A	DCY	SOT-223	4	80	559	8.6	500	3.6
LM317DCY.B	DCY	SOT-223	4	80	559	8.6	500	3.6
LM317DCY.B	DCY	SOT-223	4	80	542.9	8.6	3606	2.67
LM317DCYG3	DCY	SOT-223	4	80	559	8.6	500	3.6
LM317DCYG3	DCY	SOT-223	4	80	542.9	8.6	3606	2.67
LM317KCS	KCS	TO-220	3	50	532	34.1	700	9.6
LM317KCS	KCS	TO-220	3	50	532	34.1	700	9.6
LM317KCS.A	KCS	TO-220	3	50	532	34.1	700	9.6
LM317KCS.A	KCS	TO-220	3	50	532	34.1	700	9.6
LM317KCSE3	KCS	TO-220	3	50	532	34.1	700	9.6
LM317KCSE3	KCS	TO-220	3	50	532	34.1	700	9.6

KTT (R-PSFM-G3)

PLASTIC FLANGE-MOUNT PACKAGE




4200577-3/G 01/13

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC TO-263 variation AA, except minimum lead thickness and minimum exposed pad length.

KTT (R-PSFM-G3)


PLASTIC FLANGE-MOUNT PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-SM-782 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
  - This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

DCY (R-PDSO-G4)


PLASTIC SMALL-OUTLINE



- NOTES: A. All linear dimensions are in millimeters (inches).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion.  
 D. Falls within JEDEC TO-261 Variation AA.


DCY (R-PDSO-G4)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil recommendations. Refer to IPC 7525 for stencil design considerations.


# KCS0003B



# PACKAGE OUTLINE

TO-220 - 19.65 mm max height

TO-220



4222214/B 08/2018

### NOTES:


1. Dimensions are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-220.

# EXAMPLE BOARD LAYOUT

KCS0003B

TO-220 - 19.65 mm max height

TO-220



LAND PATTERN EXAMPLE  
NON-SOLDER MASK DEFINED  
SCALE:15X

4222214/B 08/2018



## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司